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We introduce a silicon metal-oxide-semiconductor quantum dot architecture based on a single polysil-
icon gate stack. The elementary structure consists of two enhancement gates separated spatially by
a gap, one gate forming a reservoir and the other a quantum dot. We demonstrate, in three devices
based on two different versions of this elementary structure, that a wide range of tunnel rates is at-
tainable while maintaining single-electron occupation. A characteristic change in slope of the charge
transitions as a function of the reservoir gate voltage, attributed to screening from charges in the reser-
voir, is observed in all devices, and is expected to play a role in the sizable tuning orthogonality of
the split enhancement gate structure. The all-silicon process is expected to minimize strain gradients
from electrode thermal mismatch, while the single gate layer should avoid issues related to overlayers
(e.g., additional dielectric charge noise) and help improve yield. Finally, reservoir gate control of the
tunnel barrier has implications for initialization, manipulation and readout schemes in multi-quantum
dot architectures.
Silicon (Si) quantum dots (QDs) are strong con-
tenders for the realization of spin qubits.1,2 Silicon ger-
manium heterostructure (Si/SiGe) platforms with integrated
micromagnets3 have produced the highest performance
qubits,4–6 with fidelities over 99.9%,7 while metal-oxide-
semiconductor (MOS) platforms have also achieved fault tol-
erant fidelities.8
Most of the high performance systems mentioned above are
enhancement mode devices comprising at least two layers of
control gates. The overlapping gates ensure strong confine-
ment and the highest electrostatic control over regions sur-
rounding the QDs. These current multi-stack devices have
therefore achieved excellent tunability, thanks in part to an
independant control of reservoirs, dots and tunnel barriers
through respectively dedicated gates. On the other hand,
single-layer enhancement mode devices are being explored
for ease of fabrication and potentially higher yield, in both
Si/SiGe and MOS systems.9–13 In particular, all-silicon MOS
single-layer devices are expected to avoid thermal mismatch
and additional dielectric charge noise from overlayers.14,15
These single-layer devices generally use a single gate to form
a source-dot-drain channel, relying on constrictions and lat-
eral depletion gates to shape the confinement potential.9,16
Reservoir filling, dot charge occupation and tunnel rates are
therefore controlled differently than in multi-gate stack archi-
tectures. Various architectures and methods of tunnel barrier
control impact tunability differently, and understanding those
differences will influence choices of multi-QDs initialization,
manipulation and readout schemes, including automatic tun-
ing procedures,17,18 as well as reproducibility, versatility and
scalability of devices.19
Here we explore a single gate stack structure featuring a
split gate for dot and reservoir formation. The tunnel barrier is
a)S. Rochette and M. Rudolph contributed equally to this work.
simply formed by the gap between the dot and reservoir gates.
We investigate, in all-silicon MOS devices based on this ele-
mentary structure, how tunnel barrier control can be achieved
by modulation of the reservoir gate voltage. The operation
principle is studied in two variations of the layout, emphasiz-
ing some intrinsic effects brought by the use of a reservoir gate
for tunnel control, in contrast with the more frequent method
of control using a dedicated barrier gate directly on top of the
barrier. We also define a control orthogonality metric with sig-
nificance for tunability and versatility of quantum dot devices
and use it to compare a split gate QD device to a multi-stack
device from the literature. Finally, we conclude by examin-
ing single-electron regime characteristics and valley splitting
tuning in the split gate devices.
The elementary single-gate stack structure we explore con-
sists of a quantum dot enhancement gate, AD, and a reser-
voir enhancement gate, AR, separated by a gap, as shown in
Fig. 1(a). We refer to this base unit of design as the split en-
hancement gate structure. Devices are fabricated using the
Sandia National Laboratories MOS quantum dot process,20,21
which is described in detail in the Supplementary Material.
The gate stack consists of a 10 000 Ω-cm n-type silicon float
zone substrate, a 35 nm SiO2 gate oxide and a degenerately
As-doped 100 nm thick polysilicon gate (shown in Fig. 1(a)).
The polysilicon nanostructure is defined by a single electron-
beam lithography and dry etching step. The gate oxide prop-
erties have been characterized in Hall bars fabricated on the
same starting gate stack as the nanostructures. Peak mobil-
ity, percolation density,20,22 scattering charge density,20,23 in-
terface roughness and interface correlation length24 were ex-
tracted for the wafers used for each of the devices and are
described in the Supplementary Material.
In this study, we look at two different layouts of split en-
hancement gate devices. We examine a single-lead layout
(devices A1 and A2), where a single reservoir is connected
to a dot, and a double-lead layout (device B), where the dot
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FIG. 1. (a) Schematic transverse cut of the split enhancement gate
tunnel barrier devices. AR is the reservoir enhancement gate, and
AD is the dot enhancement gate. (b) False-color scanning electron
micrograph (SEM) of single-lead split-enhancement gate device A1.
C1, C2, C3, and C4 are confinement gates. The gate TSET forms the
SET channel, and U and L help define its source and drain barriers.
A mirror structure, on the left side of the dotted red line, not shown
for clarity, includes gates AD′, AR′, C2′, C3′, TSET′, U′, and L′.(c)
Simulated electron density, representing approximately 20 electrons
in the dot. (d) Simulated conduction band edge profile (smoothed
traces) along the green arrow A-B from (a), (b), (c) and (d), for VAR
varying from 3 to 4 V with 0.25 V increments, with other parameters
kept constant. Small amplitude modulations in the potential result
from the mesh resolution used for those particular simulations and
the associated sub-optimal interpolation routine.
is connected in series to reservoirs to enable transport mea-
surements, in addition to charge sensing. Devices A1 and A2
present the same layout, with only differences in scale and
spacing (see Table I in the Supplementary Material). For all
devices, measurements are performed using a proximal SET
as a charge sensor with standard lock-in or RF reflectome-
try techniques.25 Details on the measurements and a list of all
voltages employed are given in the Supplementary Material.
To illustrate the split enhancement gate tunnel barrier struc-
ture and its operation, we have performed Thomas-Fermi nu-
merical simulations26 of device A1, as shown in Fig. 1(b), us-
ing the corresponding MOS structure and operating gate volt-
ages as input parameters. Figure 1(c) shows the simulated
electron density at the Si/SiO2 interface when the device is
experimentally set in a ∼20 electrons regime. As expected,
a reservoir is formed under gate AR, and a quantum dot un-
der the tip of gate AD, separated by the tunnel barrier region.
Some form of tunnel barrier control using the reservoir gate
voltage, VAR, is suggested by variations of the potential along
the dot-reservoir axis (Fig. 1(d)). Indeed, as a function of
VAR, the tunnel barrier potential height and width are modi-
fied, while the QD conduction band edge stays fairly constant
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FIG. 2. (a) Stability diagram of AD vs AR in the few-electron
regime for the single-lead device A2. The data was processed
through a 5th order Butterworth digital filter and a Hilbert transform
to extract the phase φ(SET) of the signal and minimize the appear-
ance of the background’s SET’s Coulomb oscillations (darker, more
horizontal features). Charge occupation N in the dot is indicated
for each region between the transitions (thin white and more verti-
cal features). Bottom left inset: capacitance ratio CAR-dot/CAD-dot
as a function of VAR extracted from the N = 2 → 3 charge tran-
sition’s slope. (b) Reservoir-dot tunnel rate as a function of VAR
for the N = 0 → 1 transition in device A1. The green (dia-
monds) data points are obtained via full counting statistics of single-
shot traces28 while the orange (circles) data points are extracted from
pulse spectroscopy.29 Hollow orange circles are the orange filled cir-
cle data points translated by ≈ 1.5 decades. The dotted line is an
exponential fit to green and hollow orange data points, yielding a
slope ∆Γ. Top left inset: zoom on the region of the stability diagram
corresponding to the orange data points, with the left dot accumula-
tion gate AD′ at 512.7 mV. Bottom right inset: Zoom on the region
of the stability diagram corresponding to the green data points, with
VAD
′ = 980 mV.
relative to the Fermi level of the reservoir, indicating some
form of tuning orthogonality between charge occupation of
the QD and tunnel rate to the reservoir (similar quantities are
evoqued in Ref.19). A sufficient tuning orthogonality would
allow simultaneously for a wide range of tunnel rates Γ and
the ability to regularly tune these devices to the single elec-
tron regime. We therefore investigate this characteristic for
a QD based on a split enhancement gate structure employing
the reservoir gate as a knob.27
Figure 2(a) shows how the QD occupancy can be tuned
down to the single electron regime in device A2 (similar to
device A1 except for scale, see Supplementary Material). The
single electron occupation was confirmed with spin filling
from magnetospectroscopy, and yields an 8 meV charging en-
ergy for the last electron. The effect of VAR on the tunnel
rate is qualitatively visible from the charge transitions, which
go from a “smooth” appearance at high VAR, when Γ is high
compared to the measurement rate, to a speckled appearance
at low VAR, when Γ is of the order of the measurement rate
or lower.30
We observe a gradual decrease of the AR gate capacitance
to the dot, CAR-dot, as the reservoir fills up with electrons,
as shown in the inset of Fig. 2(a) (assuming CAD-dot, the ca-
pacitance of the AD gate to the dot, stays constant) . The ca-
pacitance ratio CAR-dot/CAD-dot= −1/m is extracted from
the slope m of the transition N = 2 → 3 in the stability
3diagram.31 A similar dependence of the capacitance ratio is
also observed in numerical simulations, but the agreement is
only qualitative, due in part to the limitations of the semi-
classical simulation. We attribute this visible curvature in the
dot transitions to a screening effect of the reservoir gate po-
tential, induced by the accumulated charges in the reservoir.
This specific effect therefore seems to be caused by the use of
an enhancement gate connected to a ohmic contact as a tuning
knob.
Device A1 also exhibits a comparable behavior as a func-
tion of the AR and AD gate voltages (see Supplementary Ma-
terial). We measured the dot-reservoir tunnel rate as a function
of the voltage on gate AR for device A1, along theN = 0→ 1
charge transition, as VAR was compensated with VAD to pre-
serve the charge state, as shown in Fig. 2(b). Two data sets
(diamond and filled circles) were taken at different voltages
on a surrounding gate, VAD′ . The 467 mV difference results
in a 1.5 decades global offset in tunnel rates. We subtract this
offset (hollow circles) to extract a single exponential depen-
dence of Γ with VAR.32,33
From the slope of the exponential fit, we extract a gate re-
sponse of ∆Γ = 5.9± 0.7 decades/VAR, defined as the varia-
tion in dot-reservoir tunnel rate induced by a change of 1 V on
gate AR, when compensated by gate AD to keep the dot chem-
ical potential fixed. More useful for comparison between de-
vices is when we remove the device geometry specific capac-
itance by converting to change in chemical potential, ∆µdot.
We define the following metric:
βAR,AD = ∆ΓAR,AD/∆µdot, (1)
where ∆ΓAR,AD is the change in tunnel rate induced by the
change in voltage on AR (and compensated by AD), ∆µdot is
the change in chemical potential caused by gate AR (equal to
the chemical potential compensated by gate AD), and we call
βAR,AD the tuning orthogonality. For device A1, the above
analysis leads to βAR,AD = 0.9± 0.3 decade/meV, using the
gate lever arm αAR ∼ 0.007 meV/mV (from αAD ∼ 0.22
meV/mV). We note that the chemical potential of the QD does
not actually shift for a given tunnel rate variation here, since
there is a second gate compensating the chemical potential
shift from the first. Therefore, care must be taken in interpret-
ing this ratio: it does not represent the effect of a single gate
on the tunnel rate, but rather the interplay of two gates act-
ing in opposite direction on the two quantities, with unequal
contributions.
Taken individually, more positive voltages on gates AD and
AR would both tend to decrease the barrier height and width,
as one would expect and as shown in the conduction band
edge simulations of Fig.1(d). But if one wants to keep the
dot occupation fixed, and shift from high to low tunnel rates,
gates AD and AR have to be swept in opposite directions. Our
measurements indicate that in this case the lever of gate AR
on the tunnel barrier still overcomes the opposite effect of gate
AD. Furthermore, we speculate that the screening effect from
charges under AR contributes to this efficiency, as it reduces
the lever of gate AR on the dot occupation, but on the tunnel
barrier, such that less compensation on AD is necessary to
maintain charge occupation than if no screening effect was
present.
The quantity β1,2 can be estimated for other designs in the
literature, for any pair of gates 1 and 2 used to tune the tunnel
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FIG. 3. (a) SEM of a two-lead single quantum dot device, device
B. C1, C2, C3 and C4 are confinement gates, AD is the dot accu-
mulation gate, and AR1 and AR2 are the source and drain reservoir
accumulation gates, respectively. A mirror structure above is oper-
ated as a SET for charge sensing.(b) Stability diagram in transport of
AD vs AR1. (c) Stability diagram in charge sensing corresponding
to the transport diagram in (b). (d) Coulomb diamond measurement
corresponding to a stability diagram of AD vs AR1 and AR2. The
small diamond after electron #6 is due to a donor ionization36 (see
fabrication details in the Supplementary Material).
rate and compensate for changes in the dot occupation, re-
spectively. For comparison, we estimate βBG,AD = 1.4± 0.5
decades/meV for the case of a dedicated barrier gate BG com-
pensated by the dot accumulation gate AD equivalent in a
Si/SiGe device.34 This indicates a tuning orthogonality that
can reach the same order of magnitude as dedicated barrier
gate devices in multi-stack architectures. The single-layer
split enhancement gate layout could therefore provide a wide
operation range35 for single-electron QD devices. Details on
the calculations as well as assumptions leading to the metric β
and its limitations are provided in the Supplementary material.
The double-lead layout also supports transport down to the
last electron and exhibits a typical split enhancement gate be-
havior. Figure 3(a) shows device B, where transport is through
a QD under gate AD with source and drain reservoirs under
gates AR1 and AR2. A mirrored structure can be operated
as a SET charge sensor, correlating the transport transitions
(Fig. 3(b)) with charge sensed measurements (Fig. 3(c)).
In Fig. 3(b), the tunnel rate ranges from the life-time broad-
ened regime at high VAR, corresponding to a ∼3 GHz tun-
nel rate34,37 to slower than can be detected by the charge sen-
sor, ∼8 Hz. The slight curvature in the dot and SET transi-
tions of Fig. 3(d) is ascribed to a similar screening effect as
in the single lead devices, although it is not as pronounced.
This demonstrates that two neighboring barriers in series can
be tuned relatively orthogonally (i.e., crosstalk is not a pro-
hibitive issue), and that the split enhancement gate concept
can be applied in several layouts.
In Fig.3(d), VAR1 and VAR2 are adjusted simultaneously
to symmetrize the tunnel barriers on the source and drain side
of the QD, giving rise to Coulomb diamonds.38 The notable
4difference in voltage ranges applied on AR1 and AR2 is at-
tributed mainly to asymmetry in the voltages applied on the
neighboring gates on the left and right side of the device, al-
though small variations in width of the dot-reservoir gap could
also contribute to the difference. The precise effect of the dot-
reservoir gap width on the tuning orthogonality and general
efficiency remains to be studied in detail.
The addition energy of the last electron and the first orbital
energy are extracted from the Coulomb diamonds of Fig. 3(d),
yielding approximately Eadd = 11 meV and ∆E = 3 meV,
respectively. A classical capacitance between the QD and the
AD gate of 2.9 aF is estimated (e.g., CAD = e/∆VAD with
∆VAD = 56 meV the voltage applied on gate AD to go from
theN = 0→ 1 charge transition to theN = 1→ 2 transition
in Fig. 3(b)). The classical capacitance can be associated with
a circular 2D QD below the gate and is used to estimate a QD
radius of ∼30 nm, using r = 3.9 for the SiO2 and neglecting
small errors due to the electron offset from the SiO2 inter-
face and depletion of the polysilicon. The orbital energy also
provides an estimate of QD size. Following Ref.,34 we can
extract an effective length of a confining 2D box (pir2 = L2)
and using ∆E = 3~
2pi2
2m∗L2 =3 meV, we obtain a similar dot
size, r ∼25 nm, using m∗ = 0.19 me. These estimated dot
sizes and energies are similar to the ones obtained in multi-
stack accumulation mode quantum dot devices.34,39
Finally, an investigation of the spin filling and
singlet-triplet energy splitting in our silicon QDs using
magnetospectroscopy34,40,41 indicates that the valley split-
ting is linearly tunable with the vertical electric field
(8.1 ± 0.6 µeVm/MV in the double-lead device) and is tun-
able over a range of ∼ 75-250 µeV (see the Supplementary
Material for details).
In conclusion, we explored a split enhancement gate archi-
tecture implemented in single-lead and double-lead layouts
of polysilicon MOS QD devices. The single-electron regime
was reliably achieved in three different devices. Using the
reservoir enhancement gate to modulate the tunnel rate and
compensating with the dot enhancement gate, we found a tun-
ing orthogonality βAR,AD ≈ 0.9 decade/meV in one of the
single-lead devices. We argue that the notable tuning orthog-
onality, which is comparable to what can be achieved in de-
vices with a dedicated barrier gate in multi-stack architectures,
is boosted by the screening effect arising from the use of an
enhancement gate as a tuning knob. In addition, a strongly
confined quantum dot with charging energies up to 11 meV
and orbital energy of 3 meV was observed in the device with
smallest features, corresponding to a∼ 30 nm radius QD. Lin-
ear tunability of the QD’s valley splitting was also observed up
to 250 µeV.
SUPPLEMENTARY MATERIAL
Section I of the Supplementary Material provides details
on the samples fabrication. Section II describes experimental
details and devices characteristics. Section III presents a dis-
cussion on the tuning orthogonality metric, and Section IV is
dedicated to the study of the valley splitting tuning in the split
enhancement gate devices.
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S1. SAMPLES FABRICATION
The fabrication is composed of two phases. The first phase
is run in a 0.35 micron CMOS silicon foundry, and the second
phase is performed in another fabrication area that provides
more flexibility in processing, particularly the e-beam lithog-
raphy used for the nanofabrication. Three different devices
are presented in this work. We describe the process flow for
devices A1 and A2. Significant differences in the structure are
noted for device B.
Phase 1 (silicon foundry): The initial material stack is fab-
ricated using a 0.35 micron silicon foundry process at Sandia
National Laboratories. The starting material is a 150 mm di-
ameter float zone <100> n-type silicon wafer with a room tem-
perature resistivity of 10 000 Ω-cm. Device B used a p-type
float zone substrate with a 99.95% Si28 enriched epitaxy layer
instead. A 35 nm thermal silicon oxide is grown at 900°C
with dichloroethene (DCE) followed by a 30 min, 900°C N2
anneal. The next layer deposited is a 100 nm amorphous sili-
con layer followed by a 5×1015cm−2, 10 keV arsenic implant
at 0° tilt. Device B used a 200 nm layer and the implant en-
ergy was 35 keV with the same dose. The amorphous layers
are crystallized later in the process flow to form a degenerately
doped poly-silicon electrode. In the silicon foundry, the poly-
Si is patterned and etched into large scale region, a “construc-
tion zone” around 100 µm× 100 µm in size, that will later be
patterned using e-beam lithography to form the nanostructure.
After etching, Ohmic implants are formed using optical
lithography and implantation of As at 3 × 1015cm−2 den-
sity at 100 keV. An oxidation anneal of 900°C for 13 min
and an N2 soak at 900°C for 30 min follows the implant step
and serves the multiple purposes of crystallizing, activating
and uniformly diffusing the dopants in the poly-Si while also
forming a SiO2 layer (10-25 nm) on the surface of the poly-
Si. This SiO2 layer forms the first part of the hard mask
layer used for the nanostructure etch in the construction zone.
The second part of the hard mask is a 20 nm Si3N4 layer
(35 nm for device B). An 800 nm thick field oxide is subse-
quently deposited using low pressure chemical vapor deposi-
tion (CVD), tetraethoxysilane (TEOS) or high density plasma
CVD for device B. The field oxide is planarized using chem-
ical mechanical polishing (CMP) leaving approximately 500
nm over the silicon and 300 nm over the poly-Si. Vias are
a)S. Rochette and M. Rudolph contributed equally to this work.
etched to the conducting poly-Si and n+ Ohmics at the silicon
surface. The vias are filled with Ti/TiN/W/TiN. The tungsten
is a high contrast alignment marker for subsequent e-beam
lithography steps. Large, approximately 100 µm × 100 µm
windows aligned to the construction zones are then etched in
the field oxide to expose the underlying hardmask and poly-Si
construction zone for nanostructure patterning. The last pro-
cessing step for the devices in the silicon foundry is a 450°C
forming gas anneal for 90 min.
Phase 2 (separate nano-micro fabrication facility): The
wafers are removed from the silicon foundry and subsequently
diced into smaller parts, leading to 10 mm× 11 mm dies, each
containing 4 complete QD devices. The nanostructure are pat-
terned using electron beam lithography and a thinned ZEP re-
sist. The pattern is transferred with a two-step etch process.
First, the SiN and SiO2 hard mask layers are etched with a
CF4 dry etch, followed by an O2 clean which strips the resist
in-situ. The second etch step is to form the poly-Si electrodes,
which is done with an HBr dry etch in the same chamber. The
poly-Si etch is monitored using end-point detection in a large
scale etch feature away from the active regions of the device.
Wet acetone and dry O2 cleans are used to strip the residual
resist after the poly-silicon nanostructure formation. After the
wet strips of the tungsten vias, a lift-off process is used for
formation of aluminum bond pads to contact the Ohmics and
poly-silicon electrodes.
The last step is a 400°C, 30 minute forming gas anneal. For
device B, after the polysilicon etch, a second e-beam lithog-
raphy and implant step was done to place donors near the QD
region. The device was sent out for implant, 4 × 1011cm−2
Phosphorus at 45 keV. After the implant step, the photore-
sist was stripped with acetone and then the metal and residual
organics were stripped from the surface using peroxide and
RCA cleans. The device was subsequently metallized using
an Al lift-off process similar to devices A1 and A2.
S2. DEVICES AND EXPERIMENTAL PARAMETERS
This appendix provides supplementary information on the
devices and experimental parameters presented in the main
text.
Experiments were performed in two distinct laboratories,
Université de Sherbrooke (devices A1 and A2) and Sandia
National Laboratories (device B), in dilution refrigerators sus-
taining electronic temperatures of 125 mK and 160 mK, re-
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spectively. In the limited testing of standard measurements,
the samples were found to be robust to thermal cycles (i.e., lit-
tle threshold shift) and no devices were visually altered by the
long-distance shipping (e.g., damage from electrostatic dis-
charge was not observed). The devices were also electrically
stable, with the drift of the quantum dot chemical potential in
device B characterized as approximately 5.3 ± 0.5 µeV stan-
dard deviation over a 150 hour period.
Table S1 compares the characteristics of devices A1, A2,
and B. Table S2 exposes the experimental parameters for all
measurements shown or mentionned in the main text for de-
vices A1 and A2 (single-lead devices), while Table S3 does
the same for device B.
A statement concerning device A1 is helpful for full com-
prehension. The full range AD vs AR stability diagram for
device A1 is not shown in the main text for the sake of clar-
ity. Indeed, features not related to the split enhancement gate
operation principles, and attributed to an irregularly shaped
confinement potential under gate AD, were present in the full-
range stability diagrams of device A1 (see Fig. S1(b)). This
effect could be mitigated, but only up to a certain point, by
applying more negative voltages on gates C1 and C2. The sta-
bility diagram of device A2 however is much cleaner owing
to its smaller features compared as to A1, but experimental
setup constraints at that time prevented us from repeating the
tunnel rate measurements on device A2, hence why we rely
on qualitative analysis only for this device. We emphasize
that with the appropriate confinement, both devices qualita-
tively exhibit the same tunnel rate modulation and bending of
the charge transitions, which, as stated in the main text, we
believe is intrinsic to the split enhancement gate tunnel bar-
rier.
Figure S1(b) illustrates the effect of an insufficient and ir-
regular confinement of the dot in device A1. Figures S1 (c)-
(f) show how the smaller features of device A2, combined
with an increasingly more negative voltage on gate C1, lead
to more regular dot transitions and the clean diagram shown
in Fig. 2(a) of the main text. This observation is in agreement
with the clean and regular transitions witnessed for device B
(Fig. 3(d) of the main text), which possesses even smaller fea-
tures than device A2 (see Table S1).
S3. TUNING ORTHOGONALITY
When designing a QD device, it is of interest to provide
local control of important device properties, with the surface
gate voltages often serving as the control knobs. One oft used
parameter is gate lever arm α, which describes the efficacy of
a gate voltage on the QD chemical potential level µ. The lever
arm is defined as
∆µi = αi∆Vi (S1)
where there is a unique αi for each gate i. In a similar spirit,
a parameter describing the controllability of the QD-reservoir
tunnel rate can be defined as
∆Γi = β
′
i∆Vi (S2)
While α is always positive by definition, β′ can be positive
or negative, depending on if gate i increases or decreases the
reservoir-QD tunnel rate with a positive voltage change. For
example, for a QD under gate AD, gate AR increases the tun-
nel rate with increasing voltage, while gate AD′ decreases the
tunnel rate with increasing voltage (Fig. 2(b) of the main text).
Geometric arguments can typically be made to estimate the
sign of β′ by considering whether a positive voltage change
on a gate is pulling the dot towards or away from the reser-
voir.
Of particular interest for designing QDs is the ability to
tune the tunnel rates to the QD while only imparting a min-
imal change in the QD chemical potential, which denotes a
high degree of tuning orthogonality between the two proper-
ties. Good orthogonality facilitates emptying the QD (fewer
gate compensations are required to obtain N = 1) and tun-
ing the reservoir coupling with minimal effect on the loca-
tion of charge transitions in the stability diagram (quicker op-
timization of relaxation and coherence times). For a single
gate, the orthogonality between the tunnel rate and the chem-
ical potential tunability is optimized by maximizing the ratio
∆Γi
∆µi
=
β′i
αi
≡ βi. We rewrite this in an analogous form to the
lever arm:
∆Γi = βi∆µi (S3)
To obtain βi, one must measure the change in both tunnel rate
and chemical potential for a change on the gate voltage ∆Vi.
In practice, this is impossible because a change in a single
voltage moves the QD level out of resonance with the Fermi
level, and a change in tunnel rate cannot be determined. Thus,
one must consider the effect of two gate voltages changing and
compensating each other such that the QD chemical potential
is always in resonance with the Fermi level. Continuing the
analogy with the lever arm, we assume that the total change in
tunnel rate is simply the sum of the contributions of each gate
that has changed. For two gates 1 and 2, this results in
∆Γ1,2 = ∆Γ1 + ∆Γ2 = β1α1∆V1 + β2α2∆V2. (S4)
As the chemical potential has not changed, we have the addi-
tional constraint
∆µ1,2 = ∆µ1 + ∆µ2 = α1∆V1 + α2∆V2 = 0. (S5)
Combining Eq. S4 and Eq. S5, we can define the two-gate
tunnel rate orthogonality parameter as
β1,2 ≡ β1 − β2 = ∆Γ1,2
∆µ1
, (S6)
which is directly attainable from the measurements in Fig-
ure 2 (b) of the main text. From the data, we extract a
slope of ∆ΓAR,AD∆VAR = 5.9 ± 0.7 decades/VAR, describing the
change in tunnel rate induced by a change in both VAR and
VAD. With a lever arm αAR ∼ 0.007 eV/V, we determine
βAR,AD = 0.9± 0.3 decades/meV.
For comparison, we extract β1,2 for a multilayer enhance-
ment mode Si/SiGe device which uses a dedicated barrier gate
located directly on top of the tunnel barrier, sandwiched be-
tween the reservoir and QD gates (Zajac et al.1). Information
on the tunnel rates is determined from the stability diagram
of the tunnel barrier gate LB1 and the QD gate L1 (Fig. 2a
of Zajac et al.1). To more easily compare this data to our de-
vice, we relabel LB1→BG and L1→AD. The voltage ranges
S3
TABLE S1. Characteristics of measured devices. Devices A1 and A2 present the same layout, differing only in the spacing between the gates
and the width of the gates (A2 gates are more closely packed than A1 gates). For comparison, we label the devices by the distance between
gates AD and C2, and the distance between AD and AR tips (see Fig 1(c) of the main text).
Device A1 A2 B
Reservoirs Single lead Single lead Double lead
Device dimensions
AD-C2: 60 nm,
AD-AR: 100 nm,
AD width: 100 nm
AD-C2: 25 nm,
AD-AR: 30 nm,
AD width: 75 nm
AD-C2: 30 nm,
AD-AR: 20 nm,
AD width: 50 nm
Mobility 4560 cm2/V/s 4560 cm2/V/s 11600 cm2/V/s
Interface roughness 2.4 Å 2.4 Å 1.8 Å
Percolation density 6.0× 1011cm−2 6.0× 1011cm−2 1.6× 1011cm−2
Scattering charge density 7.6× 1010cm−2 7.6× 1010cm−2 5.2× 1010cm−2
Interface correlation length 26 Å 26 Å 22 Å
Wafer type 10 000 Ω-cm, n 10 000 Ω-cm, n 10 000 Ω-cm, p*
Polysilicon gate stack thickness 100 nm 100 nm 200 nm
Silicon gate oxide thickness 35 nm 35 nm 35 nm
*Device B contains a 99.95% Si28 enriched epitaxy layer.
TABLE S2. Experimental parameters for various data sets of the main text, for devices A1 and A2.
Data Fig 1d Fig 2a Fig 2b, top inset Fig 2b, bottom inset Fig 4b
Device A1 A2 A1 A1 A2
AD 1.75 V 1.25 to 1.65 V 0.840 to 0.870 V 0.790 to 0.820 V 1.25 to 1.40 V
AR 3.0 to 6.0 V 3.0 to 6.0 V 4.4 to 4.9 V 4.2 to 4.5 V 6.5 V
C1 -1.0 V -3.0 V -1.0 V -1.0 V -1.0 V
C2 -3.0 V -1.4 V -3.0 V -3.0 V -3.0 V
C3 -1.0 V -1.4 V -1.0 V -1.0 V -1.0 V
C4 -1.0 V -1.0 V -1.0 V -1.0 V -1.0 V
TSET 2.59 V 2.0 V 2.45V 2.59 V 2.0 V
U -1.32V -1.4 V -3.19 V -2.32V -1.4 V
L -2.06 V -1.4 V -1.75V -2.06V -1.4V
AD’ 0.980V 0V 0.5127 V 0.980 V 0V
AR’ 7.0 V 0 V 7.0 V 7.0 V 0V
C2’ -3.0 V 0 V -1.0 V -1.0 V 0 V
C3’ -1.0 V 0 V -1.0 V -1.0 V 0 V
TSET’ 0 V 0 V 0 V 0 V 0 V
U’ 0V 0 V 0 V 0 V 0 V
L’ 0 V 0 V 0 V 0 V 0 V
Details
Thomas-Fermi
numerical
simulations.
Charge sensing,
fLI = 16.4 Hz (lock-in
frequency),
VSD = 100 µV
(source-drain voltage).
Pulse spectroscopy,
measured by charge
sensing,
fLI = 19 Hz,
VSD = 100 µV.
Single-shot measured by RF
reflectometry, carrier wave
f = 180 MHz, bandwidth
of 326 kHz.
Charge sensing,
fLI = 16.4 Hz,
VSD = 100 µV.
studied show transition rates ranging from the measurement
sample rate (assumed to be at least 10 Hz) to the lifetime
broadened regime (kBTeh = 800 MHz for a reported electron
temperature of Te = 40 mK). This provides two coordinates
(Γ,VBG) to estimate the tunnel rate orthogonality, for which
we find ∆ΓBG,AD = 7.9decades0.4VBG = 19.8 decades/VBG. From
the reported lever arms and capacitance ratio for the QD and
barrier gates, we determine αBG = 0.022 eV/V, and thus
βBG,AD = 1.4± 0.5 decades/meV.
The definition of β1,2 lends itself to compare other devices
and geometries as well, as β1,2 is independent of geometry
specific information like capacitances. The concept of β1,2
can also be extended to optimize QD devices for other char-
acteristics which may be useful for qubit operation. For ex-
ample, one can similarly define a parameter that describes the
orthogonality between a double-QD coupling and the double-
QD detuning, or a double-QD coupling and the valley split-
ting.
S4
TABLE S3. Experimental parameters for various data sets of the main text, for device B. All measurements are made with a Lock-In frequency
of 492.6 Hz and a source drain bias of 50 µ V rms.
Data Fig 3b and 3c Fig 3d Fig 4a Fig 4b
Device B B B B
AD 1.2 to 1.8 V 0.9 to 1.6 V 1.8 V 1.21 to 1.8 V
AR1 3.0 to 7.0 V 5.15 to 8.0 V 5.0 V 5.0 V
AR2 3.5 V 3.15 to 4.75 V 3.0 V 3 to 3.1 V
C1 -2.7 V -1.5 V -6.7 to -5.3 V -6.7 to -0.76 V
C2 -4.0 V -3.0 V -3.0 V -3.0 V
C3 -0.26 V 0 V -0.26 V -0.26 V
C4 -4.2 V -4.2 V -4.2 V -4.2 V
TSET 2.61 V 0 V 2.53 V 2.53 V
SETR1 2.5 V 0 V 2.5 V 2.5 V
SETR2 2.5 V 0 V 2.5 V 2.5 V
U -1.5 V 0 V -4.8 V -4.8 V
L -4.8V 0V -0.92V -0.92 to -1.26 V
Dev A2
C1=0V
V A
R 
(V
)
VAD (V)
0.8
5.0
4.0
0.9 1.0
(c)
Dev A2
C1=-1V
V A
R 
(V
)
VAD (V)
0.9 1.1
5.5
4.0
1.0 1.2
(d)
Dev A2
C1=-2.0V
V A
R 
(V
)
VAD (V)
1.2 1.4
5.0
3.5
1.3 1.5
(e)
V A
R 
(V
)
VAD (V)
1.4 1.6
5.0
3.5
1.5 1.7
Dev A2
C1=-3.0V
(f)
V A
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(V
)
VAD (V)
0.8
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3.5
0.9
(b)Dev A2
100 nm
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U
L
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Symmetry axis
(a) dlog(Φ(ISET ))/dVAD -1 (a.u.)1.5
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FIG. S1. (a) SEM of single-lead device A2. The device has a symmetry axis between the two quantum dots. Experiments on device A2
involved the formation of a single quantum dot, on the left side of the device only (under AD).(b) Wide range stability diagram for device A1
corresponding to bottom right inset of Fig. 2(b) in the main text. The pale charge transitions on the left-hand side are transitions in the left QD,
which was activated for this measurement series. The large features of device A1 and the small negative voltage on C1 are responsible for the
irregularities in the right dot transitions (right hand side). (c), (d), (e), (f) Stability diagrams for device A2, with all parameters kept the same
except for C1 gate voltage. A more negative voltage on C1 leads to more regular quantum dots, as expected.
S4. VALLEY SPLITTING TUNING
In this section, we examine the spin filling and
singlet-triplet energy splitting in our silicon QDs using
magnetospectroscopy.1–3
The first 4 charge transitions from device B are shown as
a function of transverse magnetic field, at VAD=1.8 V, in
S2(a). The first transition shows a shift in chemical poten-
tial consistent with a lowering of energy due to increasing
Zeeman splitting. The inflection point at B = BST in the
N = 1 → 2 charge transition indicates the magnetic field at
which the singlet-triplet (ST) transition occurs in the quantum
dot.4,5 The magnetospectroscopy for the N = 2 → 3 transi-
tion has an inflection at the same B-field as the N = 1 → 2
transition. This is consistent with a simple model for which
there are two valleys and the 2nd valley is loaded with a 3rd
S5
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FIG. S2. (a) In-plane magnetospectroscopy measurements for de-
vice B, for transitions N = 0→1, 1→ 2, 2→ 3, and 3→ 4, from
a stability diagram similar to Fig. 3(c) of the main text, at VAD=1.8
V. A lever arm of 31± 4 µ eV/mV is inferred assuming g=2, within
15% of the lever arm extracted from Coulomb peak width temper-
ature dependence.7 BST indicates the magnetic field at which the
singlet-triplet transition occurs. (b) Extracted valley splitting EV S
as a function of the dot accumulation gate voltage VAD. The dia-
mond (blue) data points are for device A2 (single-lead, Fig. S1), and
the circle (red) data points are for device B (two-leads, Fig. 3(a) of
the main manuscript). The dashed red line indicates the fit for the
valley splitting tunability of device B, and the 95% confidence range
(CI) is indicated by the red filled region.
electron as spin down. The inflection point again marks the
crossing of the spin up of the lower valley with the spin down
of the upper valley. The 4th electron then loads always spin
up, also suggesting that the next orbital energy is well offset
from this lower manifold, which is indeed consistent with the
order of 3 meV estimate from the Coulomb diamonds. This
spin filling also indicates a relatively small Coulomb repulsion
relative to orbital energy spacing.6
The magnetospectroscopy measurements were repeated for
different VAD, compensating with the confinement gate C1 to
maintain charge occupation. We estimated the single particle
valley splitting from EV S = gµBBST , assuming g = 2, for
devices A2 and B (Fig. S2(b)). For device B, we extract a
linear tunability of EV S with the accumulation gate voltage
of 231 ± 15 µ eV/V, the error range corresponding to a 95%
confidence interval on the fit. Roughly approximating the ver-
tical electric field as ∆FZ = ∆VAD/tox, where tox is the
gate oxide thickness, 35 nm here, we convert this tunability to
8.1± 0.6 µeV m/MV. The linear trend is qualitatively consis-
tent with theory and recent observations in MOS QDs.4,8
For device A2, although the measurements were too noisy
to extract a convincing tunability fit, all data points are lo-
cated within the confidence interval for device B’s tunability.
We note that differences in valley splittings between devices
A2 and B would be expected from variations in electrostatic
environments (e.g., gate layout and dimensions, distribution
of voltages to reach single electron occupation and threshold
voltages) and in interface roughness, approximately 20% dif-
ferent between the two samples.8
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